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This paper presents a methodology for automatically designing Instruction-Set
Extensions in embedded processors. Many commercially available CPUs now
offer the possibility of extending their instruction set for a specific application.
Their tool chains typically support manual experimentations, but algorithms
that can define the set of customised functional units most beneficial for a given
applications are missing. Only a few algorithms exist but are severely limited in
the type and size of operation clusters they can choose and hence reduce signi-
ficantly the effectiveness of specialisation. A more general algorithm is presented
here which selects maximal-speedup convex subgraphs of the application data-
flow graph under fundamental microarchitectural constraints, and which
improves significantly on the state of the art.
KEY WORDS: Customisable processors; instruction-set extensions; hardware/
software codesign; automatic partitioning.
1. INTRODUCTION
Two routes can be followed by system-on-chip designers in order to build a
specialised processor. The one most in vogue in the last decade has been
mainly revolving around the synthesis of Application Specific Instruction-Set
Processors (ASIPs). This involved the automatic generation of complete
instruction sets for specific applications. (1–3) In that context, the goal is
typically to design an instruction set which minimises some important
metric (e.g., run time, program memory size, execution unit count).
The second route, more recently introduced and more attractive, goes
toward extending generic processors with units specialised for a given
domain, rather than designing completely custom processors. The goal of
such processor extensions is typically to optimise performance in an appli-
cation domain without incurring the area and energy cost of top-notch
superscalar or multithreaded processors. Many readily extensible proces-
sors exist today both in academia (4) and industry. (5–8) The important moti-
vation toward specialisation of existing processors versus the design of
complete ASIPs is to avoid the complexity of a complete processor and
toolset development. Instead, an available and proven processor design and
its extensible toolset can be leveraged: design efforts must focus exclusively
on the special datapath.
We believe that it is fundamental to generate the required instruction-set
extensions in a fully automated manner. Specifically, the goal is to obtain
them directly from the high-level language description of the application.
In the following section, we discuss specialised processors and describe
our target architecture. In Section 3 we present some previous work in the
domain; our specific goals and contribution are anticipated in Section 4.
We formalise the problem which we try to solve in Section 5. Section 6
introduces our algorithms. Results are described in the two following sec-
tions: in Section 7 we detail the experimental setup used and in Section 8
we discuss the results. The paper concludes with some considerations on
future directions opened by this work.
2. SPECIALISED PROCESSORS
When a designer is in charge of building a device capable of running a
given application, he/she is given a spectrum of choices; part of this spec-
trum is depicted in Fig. 1. To the left, a dedicated hardware implementa-
tion is shown. It exactly matches the application specifications for which it
has been designed, and no gap exists which needs to be filled by software;
the application is fully implemented in hardware. This represents the
best option in terms of speed and power consumption, and the worse in
terms of flexibility and time to market. At the other end of the spectrum,
a general purpose processor is depicted to the right. Its hardware can be
seen as somehow neutral: it does not fit any specific application in particu-
lar. However, a software layer—the software implementation of the appli-
cation—allows the processor to be programmed and to run any task. This
solution is the slowest and most power consuming, but the most flexible
and fastest to market. Between these two extremes lays the philosophy
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Fig. 1. Specialising a processor might achieve the optimal compromise between speed,
power design goals and flexibility.
adopted by many practitioners and in this paper—that of specialised pro-
cessors. Here, while the hardware does not match precisely the application
to serve, the processor has been ‘‘shaped’’ so that it better suits the appli-
cation goals. This is achieved through addition of Application-Specific
Functional Units (AFUs) which are used to extend the standard instruction
set of the processor. As a consequence, the gap between application and
software is partially filled: the AFUs have ‘‘shaped’’ the processor hard-
ware to fit the application specifications. A layer of software can and must
still be used in order to program the processor; this retains flexibility, while
reaching a good compromise for other design goals such as speed, power
consumption, and time to market.
Application-Specific Functional Units are the core of an important
class of specialised processors. AFUs can vary in size, in number of ports
to and from the register file, in the tightness of their coupling to the rest of
the processor, and of course in the functionality they implement. Figure 2
shows a coarse view of a specialised processor organisation. Several input
and output ports are provided between AFU and register file, while no
direct memory access is possible. In the scope of this paper, the AFU
implements an arbitrary combinational function, extracted from the data-
flow of the application. It does not contain any architecturally visible state
(i.e., registers or memory) and cannot include memory access operations
—some extensions are addressed in Section 9. Among the decisions that a
specialised processor designer must take, this paper is concerned with the
selection of the AFU functionalities—i.e., with the definition of best
instruction set extensions compatible with the microarchitecture of the
processor at hand. Moreover, the problem is approached in an automated
manner, and an algorithmic solution is proposed.
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Fig. 2. A processor with a five-input three-output application-specific functional unit.
3. RELATED WORK
Loosely stated, the problem of identifying instruction-set extensions
consists in detecting clusters of operations which, when implemented as a
single complex instruction, maximise some metric—typically performance.
Such clusters must invariably satisfy some constraint; for instance, they
must produce a single result or use not more than four input values. We
will formalise the identification and selection problem that our algorithm
solves in Section 5, but use this generic formulation to discuss related work.
In a recent example of synthesis of application-specific digital signal
processors, (9) the goal is to add special single- and multiple-cycle instruc-
tions to a small set of primitive instructions. The authors essentially con-
centrate on a selection problem which targets a maximal reuse of complex
instructions and a minimal number of instructions selected. The reuse goal
is likely to favour the identification of small clusters of primitive opera-
tions; hence, heuristically, the authors prune the search space by explicitly
limiting the complexity of the special instructions. Our philosophy is dif-
ferent and we directly formulate as our goal to achieve a maximal gain per
special instruction.
In other works, (10, 11) authors use approaches combining template
matching (instruction selection, as it is called in compilers) and template
generation (identification, in our parlance) for ASIPs. The main specificity
of one of these approaches (10) is that clustering is based on the frequency of
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node types successions—e.g., multiplications followed by additions—rather
than of frequency of execution of specific nodes. The emphasis on recurrent
patterns somehow relates this work to the mentioned one on signal proces-
sors: (9) the authors observe that the number of operations per cluster is
typically small and conclude that simple pairs of operations appear the best
candidates. Their work does not account for constraints on the number of
inputs and outputs of the clusters. The other mentioned work (11) is very
similar from the identification perspective, although the overall goal and
architectural context is rather different.
Work in reconfigurable computing is often more in line with our
goal. (12–15) Yet, identification algorithms are relatively simple and almost
invariably target clusters producing a single result. Usually, clusters or
subgraphs are somehow grown from their output nodes by adding prede-
cessors until some constraints are violated. More formal algorithms have
been presented (13) and guarantee a decomposition in maximal single-output
subgraphs; unfortunately, the approach cannot be easily extended to
multiple output subgraphs and the property of maximal size does not
represent optimality under constraints on the number of inputs.
In a work in the context of hardware/software partitioning, (16) the
identification problem is addressed in a manner similar to ours. A simple
clustering algorithm is used, called clubbing, to enforce limits on the input
and output counts (to 3 and 2 respectively, in the examples) and to ensure
deterministic functionality (see Section 5). Our algorithm is more expensive
but considers the complete design space. Section 8 shows the superiority of
the algorithm presented here with respect to two previous techniques. (13, 16)
4. MOTIVATION AND CONTRIBUTIONS
Figure 3 shows the dataflow graph of the basic block most frequently
executed in a typical embedded processor benchmark. We use this simple
but realistic example to motivate our work. The first observation is that
identification based on recurrence of clusters would hardly find candidates
of more than 3–4 operations. Additionally, one should notice that recur-
ring clusters such as M0 have several inputs and could be often prohibitive.
In fact, choosing larger albeit nonrecurrent clusters might ultimately reduce
the number of inputs and/or outputs: subgraph M1 satisfies even the most
stringent constraints of two operands and one result. An inspection to the
original code suggests that this subgraph represents an approximate
16×4-bit multiplication and is therefore the most likely manual choice of a
designer even under severe area constraints. Availability of a further input
would include also the following accumulation and saturation operations
(subgraph M2 in Fig. 3). For different reasons, most existing algorithms
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Fig. 3. Motivational example from the adpcmdecode benchmark. (17) SEL repre-
sents a selector node and results from applying an if-conversion pass to the code.
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would bail out before identifying such large—but rather cheap—subgraphs.
Furthermore, if additional inputs and outputs are available, one would like
to implement both M2 and M3 as part of the same instruction—thus
exploiting the parallelism of the two disconnected graphs. To our knowl-
edge, our algorithm is the only one described in literature capable of
identifying all the above mentioned instructions depending on the given
constraints.
More specifically, this work will improve the state-of-the-art in three
respects: Firstly, prior work was mostly limited to instructions with a single
output (with the exceptions of two outputs (16) and several outputs only in
very specific cases (15)). Our technique identifies custom instructions with
any number of outputs up to a user-specified constraint. Note that current
VLIW architectures like ST200 and TMS320 can commit 4 values per cycle
and per cluster.
Secondly, only connected subgraphs can be identified by previous
techniques (apart again from an exception in case of very particular dis-
connected graphs (15)). Instead, the present method can detect any kind of
disconnected graphs, which results in the possibility of automatically
identifying also SIMD-like instructions.
Lastly, many previous works lack a formal methodology for identifi-
cation and selection of candidates. Here identification and selection are
coupled and solved formally at once.
5. PROBLEM STATEMENT
We call G(V, E) the DAGs representing the dataflow of each basic
block; the nodes V represent primitive operations and the edges E represent
data dependencies. Each graph G is associated to a graph G+(V 2 V+,
E 2 E+) which contains additional nodes V+ and edges E+. The additional
nodes V+ represent input and output variables of the basic block. The
additional edges E+ connect nodes V+ to V, and nodes V to V+.
A cut S is a subgraph of G: S ı G. There are 2 |V| possible cuts, where
|V| is the number of nodes in G. An arbitrary function M(S) measures the
merit of a cut S. It is the objective function of the optimisation problem
introduced below and typically represents an estimation of the speedup
achievable by implementing S as a special instruction.
We call IN(S) the number of predecessor nodes of those edges which
enter the cut S from the rest of the graph G+. They represent the number of
input values used by the operations in S. Similarly, OUT(S) is the number
of predecessor nodes in S of edges exiting the cut S. They represent the
number of values produced by S and used by other operations, either in G
or in other basic blocks.
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Fig. 4. A nonconvex, and thus illegal, subgraph. Numbers
refer to topological order explained in Section 6.
Finally, we call the cut S convex if there exists no path from a node
u ¥ S to another node v ¥ S which involves a node w ¨ S. Figure 4 shows an
example of nonconvex cut.
Considering each basic block independently, the identification problem
can now be formally stated as follows:
Problem 1. Given a graph G+, find the cut S which maximises
M(S) under the following constraints:
1. IN(S) [Nin,
2. OUT(S) [Nout, and
3. S is convex.
The user-defined values Nin and Nout indicate the register-file read and
write ports, respectively, which can be used by the special instruction. The
convexity constraint is a legality check on the cut S and is needed to ensure
that a feasible scheduling can be found by a typical compiler: as Fig. 4
shows, if all inputs of an instruction are supposed to be available at issue
time and all results are produced at the end of the instruction execution,
there is no possible schedule which can respect the dependences of this
graph once S is collapsed into a single instruction.
Since we will allow several special instructions from all basic blocks,
we will need to find up to Ninstr cuts which, together, give the maximum
advantage. This problem, referred here as selection, is often solved nonop-
timally by repeatedly solving Problem 1 on all basic blocks and by simply
selecting theNinstr best ones. Formally, the problem that we want to solve is:
Problem 2. Given the graphs G+i of all basic blocks, find up to Ninstr
cuts Sj which maximise ; j M(Sj) under the same constraints of Problem 1
for each cut Sj.
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6. IDENTIFICATION ALGORITHMS
We introduce algorithms to solve the above problems in three steps:
(1) find the optimal single cut in a single basic block, (2) find an optimal set
of nonoverlapping cuts in several basic blocks, and (3) find a near-optimal
set of nonoverlapping cuts in several basic blocks.
6.1. Single Cut Identification
Enumerating all possible cuts within a basic block exhaustively is not
computationally feasible. We describe here an exact algorithm that explores
the complete search space but effectively detects and prunes infeasible
regions during the search. The algorithm starts with a topological sort
on G. Nodes of G are ordered such that if G contains an edge (u, v) then u
appears after v in the ordering. Figure 4 shows a topologically sorted
graph. The algorithm uses a recursive search function based on this order-
ing to explore an abstract search tree.
The search tree is a binary tree of nodes representing possible cuts. It
is built from a root representing the empty cut and each couple of 1- and
0-branches at level i represents the addition or not of the node of G having
topological order i, to the cut represented by the parent node. Nodes of the
search tree immediately following a 0-branch represent the same cut as
their parent node, and can be ignored in the search. Figure 5 shows the
search tree for the example of Fig. 4, with some tree nodes labelled with
their cut values. The search proceeds as a preorder traversal of the search
tree. It can be shown that in some cases there is no need to branch towards
lower levels; therefore the search space is pruned.
Suppose for instance that the output port constraint has already been
violated by the cut defined by a certain tree node: adding nodes that appear
later in the topological ordering cannot reduce the number of outputs of
0
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1 1 1 1
1 1 1 1 1 1 1 1
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10100110
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0000
Fig. 5. The search tree corresponding to the graph shown in Fig. 4.
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the cut. Similarly, if the convexity constraint is violated at a certain tree
node, there is no way of regaining feasibility by considering the insertion of
nodes of G that appear later in the topological ordering. Considering for
instance Fig. 4 after inclusion of node 3, the only ways to regain convexity
are to either include node 2 or remove from the cut nodes 0 or 3: due to the
use of a topological ordering, both solutions are impossible in a search step
subsequent to insertion of node 3. As a consequence, when the output-port
or the convexity constraints are violated when reaching a certain search
tree node, the subtree rooted at that node can be eliminated from the
search space.
Figure 6 gives the algorithm in pseudo C notation. The search tree is
implemented implicitly, by use of the recursive function. The
parameter current_choice defines the direction of the branch, and
the parameter current_index defines the index of the graph node and
the level of the tree on which the branch is taken. When the output port
check or the convexity check fails, or when a leaf is reached during the
search, the algorithm backtracks. The best solution is updated only if all
constraints are satisfied by the current cut.
Fig. 6. The identification algorithm.
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Fig. 7. Execution trace of the algorithm for the graph of Fig. 4 and Nout=1.
Figure 7 shows the application of the algorithm to the graph given in
Fig. 4 with Nout=1. Only 5 cuts pass both output port check and the con-
vexity check, while 6 cuts are found to violate either output port constraint
or convexity constraint, resulting in elimination of 4 more cuts. Among 16
possible cuts, only 11 are therefore considered in this small example.
The graph nodes contain O(1) entries in their adjacency lists on
average, since the number of inputs for a graph node is limited in every
practical case. Combined with a single node insertion per algorithm step,
the , , ,
and functions can be implemented in O(1) time
using appropriate data structures. The overall complexity of the algorithm
is therefore O(2 |V|). Although still exponential, the algorithm reduces in
practice the search space very tangibly. Figure 8 shows the run time per-
formance of the algorithm using an output port constraint of two on some
basic blocks extracted from several benchmarks. The actual performance is
within polynomial bounds in all practical cases considered, however an
exponential tendency is also visible. Constraint based subtree elimination
plays a key role in the algorithm performance: the tighter the constraints
are, the faster the algorithm is.
6.2. Optimal Selection Algorithm
The algorithm described in the previous section can be easily adapted
to identify multiple cuts from a single graph. If M is the number of cuts to
be identified within a basic block, it suffices to build a similar search tree
where every node makes M+1 branches instead of two. Figure 9 shows a
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fragment of a tree for M=2. Nodes of the search tree now represent M
cuts: an n-branch at level i leads to inclusion of the graph node with index i
in the nth cut.
Our optimal selection algorithm begins by applying the single-cut
identification algorithm on each basic block (M=1). The first cut is
chosen from the basic block which offers the largest speed-up improve-
ment. Then at each iteration, the algorithm increments the value of M for
the basic block which was chosen by the previous iteration, does multiple-
cut identification on this basic block with the new value ofM, and calcula-
tes the improvement. Again, the new cut is chosen from the basic block
level 0
0 1 2 0 1 2 0 1 2
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0 1 2 0 1 2 0 1 2
0 1 2
0 1 2100
020 120
122
level 1
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000
Fig. 9. A search tree for two cuts.
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M=1 M=1 M=1
M=2 M=1 M=1
M=2 M=1 M=2
Iteration 1
Iteration 2
Iteration 3
Solution
AB
C
D
F
G
E
BB1 BB2 BB3
A>D and A>E
E>B+C-A and E>D
F+G-E>B+C-A and
F+G-E>D
A D
E
AB
C
D
E
Fig. 10. Optimal selection of three cuts in three basic blocks. Circles represent cuts—that is
subgraphs, of the basic blocks. Dashed circles are best candidates returned by five calls to the
multiple-cut identification algorithm of Section 6.2.
that gives the largest speed-up improvement. The iterations continue until
Ninstr cuts are chosen. The algorithm can be proven to return optimal
solutions by applying the multiple-cut identification algorithm at most
Ninstr+Nbb−1 times. Figure 10 illustrates the algorithm with a simple
example.
6.3. Iterative Selection Algorithm
Repeated calls to the multiple-cut identification algorithm on large
basic blocks may result in impracticable computational complexity. To
avoid this, we also used a heuristic approach consisting in iterative appli-
cations of the single-cut identification algorithm to the same basic block.
Previously identified cuts are merged into single graph nodes, and are
excluded from forthcoming identification steps. We will compare the results
of the two selection strategies in Section 8.
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7. EXPERIMENTAL SETUP
To measure the speedup achieved by our algorithms, we assumed
a particular function M( · ) to express the merit of a specific cut. M(S)
represents an estimation of the speedup achievable by executing the cut S
as a single instruction in a specialised datapath.
In software, we estimate the latency in the execution stage of each
instruction; in hardware, we evaluate the latency of each operation by syn-
thesizing arithmetic and logic operators on a common 0.18 mm CMOS
process and normalise to the delay of a 32-bit multiply-accumulate. The
accumulated software values of a cut estimate its execution time in a single-
issue processor. The latency of a cut as a single instruction is approximated
by a number of cycles equal to the ceiling of the sum of hardware latencies
over the graph critical path.
The difference between the software and hardware latency is used to
estimate the speedup. Although quite rough, this model is also very fast to
evaluate and hence apt for use in the inner loop of our identification algo-
rithm, where by no means one could use a computationally heavier model.
8. RESULTS
The described algorithms were implemented within the MachSUIF
framework (18) and tested on a subset of the MediaBench (17) suite bench-
marks. Application C-code is compiled to MachSUIF intermediate repre-
sentation and preprocessed with a classic if-conversion pass.
In order to show the potentials of our algorithms with respect to the
state of the art, we have implemented two identification algorithms which
are denoted by Clubbing (16) and MaxMISO. (13) The first is a greedy linear-
complexity algorithm that can detect n-input m-output graphs, where n and
m are user parameters. The second is a linear complexity algorithm that
identifies single-output and unbounded-input graphs.
Figure 11 shows the performance improvement of our algorithms,
called Optimal and Iterative (see Sections 6.2 and 6.3, respectively), when
compared to Clubbing and MaxMISO, for different benchmarks and for
different input and output constraints. The presented results are for up to
16 special instructions.
Four points should be noticed: Firstly, the difference between Optimal
and Iterative is usually null and is in all cases irrelevant; we will therefore
retain the iterative selection algorithm (note that the Optimal algorithm
could not be run on the adpcmdecode benchmark due to the large size of
the basic blocks). Secondly, our algorithms generally outperforms the
others. Thirdly, in general for low input/output constraints all algorithms
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Fig. 11. Comparison of estimated speedup for Optimal, Iterative,
Clubbing, and MaxMISO on three MediaBench benchmarks, for
some selected input and output constraints.
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have similar performances, but in the case of higher (and yet still very
reasonable) constraints Iterative excels. Finally, a large performance
improvement potential lays in multiple output and generally disconnected
graphs, and the presented algorithms are the first ones to exploit it.
In the light of our motivation, which we expressed with the help of
Fig. 3, it is useful to analyse the case of adpcmdecode: (a) Clubbing is
generally limited in the size of the instructions identified. (b) MaxMISO
finds the correct solution (corresponding to M2 in the figure) with a con-
straint of more than two inputs. Yet, when given two input ports, it cannot
find M1 because M1 is part of the larger 3-input MaxMISO M2. (c) Itera-
tive manages to increase the speedup further when multiple outputs are
available; in such cases, it may choose at once disconnected subgraphs such
as M2+M3. Iterative is the only algorithm that truly adapts to the
available microarchitectural constraints.
Of course, the worst-case complexity of our algorithms is much higher
than that of Clubbing or MaxMISO, but it is on average well below expo-
nential complexity, as Fig. 8 shows. In fact, the overall run times of Itera-
tive were quite reasonable in our tests: in all but extreme cases it took only
some seconds; only in a couple of cases with loose constraints, run times
where in the order of hours.
Finally, note that the area investment needed to implement the special
datapaths for the given benchmarks and for the largest chosen graphs was
within the area of a couple of multiply-accumulators.
9. CONCLUSIONS
This paper has presented algorithms for identifying clusters of data-
flow operations to be implemented as application-specific instructions for
existing System-on-Chip processors. This task is essential to automate the
specialisation of commercial processors. The algorithms take into account
microarchitectural constraints and enforce a legality property on the
choice. This work is novel with respect to three points: (1) It considers any
register-file write port constraint; it is therefore also able to select multiple-
output instructions. (2) It is the first to present algorithms to identify
generic disconnected graphs. Quantitative results show the importance of
this and the above point. (3) It is the first to formalise identification and
selection and solve them together within the same formal framework.
The experiments show that the estimated speedup is raised dramati-
cally when compared with existing state of the art algorithms. The pre-
sented algorithms efficiently prune the design space, although still expo-
nential in the worst case. To process very large basic blocks, such as those
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obtained by applying instruction-level parallelism techniques (e.g., unroll-
ing) to the original code, we plan to build heuristic solutions around the
presented identification algorithm. Future work will also address directly
the problem of instruction selection under area constraint, and inclusion of
registers and local memories in the AFUs. Finally, we are planning to use a
retargetable compiler to assess precise speedup potentials—especially in
VLIW processors where our estimation model is not suitable.
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